

A

A

B


B

C

C

D

D



Chose size of UZ logo
by chosing footprint
type



LOGO1

UZ_PER_SKA13_LV_48V_410A
Project

Rev01

Revision

04/24

Date

D. Hufnagel

Designer

Serial

Power



Title TopSheet.SchDoc

Revision: Rev01 Design Engineer: D. Hufnagel

Project: UZ_PER_SKA13_LV_48V_410A.PrjPCB

UltraZohm





www.ultrazohm.com

Date: 04.07.2024

Sheet 1 of 9





Figure 11: Mandatory GND-to-DCminus connection - Option A (recommended) at B




Connectors from inverter to adapter board

Ethernet jacks



Connectors from Board to UZ



Title Connectors.SchDoc

Revision: Rev01

Design Engineer: D. Hufnagel

Project: UZ_PER_SKAI3_LV_48V_410A.PrjPCB

UltraZohm

www.ultrazohm.com

Date: 04.07.2024

Sheet 2 of 9



A

B

C




D




A

B

C


D





J4
1 → 24V_CON
FCR7350R, PCB mount 4mm jack, RED

J3
1 → GND
FCR7350B, PCB mount 4mm jack, BLACK



Title Power.SchDoc

Revision: Rev01

Design Engineer: D. Hufnagel

Project: UZ_PER_SKA13_LV_48V_410A.PrjPCB

UltraZohm


www.ultrazohm.com

Date: 04.07.2024


Sheet 4 of 9





Mosfet Temp single to differential




Mosfet Temp



SKAI3 LV

(customer)
controller board

DC link single to differential



DC link voltage





Table 3: Voltage divider resistor values

SKAI3 LV voltage class	R ₁	R ₂
SKAI XX A3 MD10-X	225 kΩ ± 1%	13.0 kΩ ± 1%
SKAI XX A3 MD15-X	330 kΩ ± 1%	13.0 kΩ ± 1%

Title Temp_V_DC_Measurement.SchDoc

Revision: Rev01 Design Engineer: D. Hufnagel

Project: UZ_PER_SKAI3_LV_48V_410A.PrjPCB

UltraZohm


www.ultrazohm.com

Date: 04.07.2024

Sheet 5 of 9



Phase-Current measurement single to differential



Please note the inverted polarity sense between primary current I_P and the difference of sensor output voltage V_{out} and reference voltage V_O :

$V_{out} < V_O$ corresponds to a phase current flowing out of the SKAI3 LV

$V_{out} > V_O$ corresponds to a phase current flowing into the SKAI3 LV

Therefore, the output of the current-sensors of the inverter are connected to the "-" terminal of U8

LEM on Inverter has $\pm 900A$ with $V_{ref}=2.5V$ and $2.22mV/A$

Maximum measured current will be $400A$

$\rightarrow 400A * 2.22mV/A = \pm 0.888V$ in respect to V_{ref} .


To achieve full 5V for the ADCs, gain is set to:

$\rightarrow \pm 0.888V * 5.05 = \pm 4.48V$

$\rightarrow 1k$ R39 R40

$\rightarrow 5.05k$ R35 R36

Phase-Voltage measurement single to differential




Gain of OPAMP = 1.

12.3k is necessary, to match the resistance of the voltage divider of the inverter and ensure, that Gain=1

$225k || 13k = 12.289k \sim 12.3k$

Phase voltages

Voltage divider on the inverter with 225k and 13k @48V results in 2.62V



Title Curr_Volt_Measurement.SchDoc

Revision: Rev01

Design Engineer: D. Hufnagel

Project: UZ_PER_SKAI3_LV_48V_410A.PrjPCB

UltraZohm


www.ultrazohm.com

Date: 04.07.2024


Sheet 6.2 of 9



Phase-Current measurement single to differential




Phase-Voltage measurement single to differential



Phase voltages

Voltage divider on the inverter with 225k and 13k @48V results in 2.62V



Title Curr_Volt_Measurement.SchDoc

Revision: Rev01

Design Engineer: D. Hufnagel

Project: UZ_PER_SKAI3_LV_48V_410A.PrjPCB

UltraZohm


www.ultrazohm.com

Date: 04.07.2024

Sheet 6.3 of 9



Pin No.	Pin Name	Description	Type	Electrical Characteristics
18	nErrOut	Indicates error state, low active Connect a pull-up resistor in range between 2 kΩ to 5.5 kΩ to positive controller I/O supply; of respective controller input pin chapter: 9	digital output	Open drain; low active; R _{OW} <240 Ω
19	RESET	Gate driver reset signal, high active low: disable PWM, set nErrOut signal active high: release PWM rising edges: reset error state	digital input	low: 0 ... 0.8 V high: 2.4 V ... V _S R _{in} = 50 kΩ
20	nERROUT_REG	Gate driver error register output (alternating polarity in each readout cycle of the entire error register, starting low active). Connect a pull-up resistor in range between 2 kΩ to 5.5 kΩ to positive controller I/O supply of respective controller input pin; see chapter: 9	digital output	Open drain; R _{OW} <240 Ω



Title		
Size A4	Number	Revision
Date:	7.04.2024	Sheet of
File:	E:\UltraZohm\...\Transmitter.SchDoc	Drawn By: